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(57) ABSTRACT
An electronic computing device including at least one pro-
cessing unit that implements a specific fault signal upon expe-
riencing an associated fault, a control unit that generates a
specific recovery signal upon receiving the fault signal from
the at least one processing unit, and at least one input memory
unit. The recovery signal initiates specific recovery processes
in the at least one processing unit. The input memory buffers
input data signals input to the at least one processing unit that
experienced the fault during the recovery period.
18 Claims, 4 Drawing Sheets
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1
DEVICE AND METHOD TO ENHANCE
AVAILABILITY OF CLUSTER-BASED
PROCESSING SYSTEMS
GOVERNMENT LICENSE RIGHTS
The U.S. Government may have certain rights in the
present invention as provided for by the terms of Government
Contract # NM0710209 with NASA.
BACKGROUND
Computers in spacecraft that fly at high altitudes, that orbit
the earth, or that travel in outerspace are subject to harsh
radiation. In order to mitigate the effect of radiation on elec-
tronics within the airborne computers, redundant processors
are used and processing components in the computer are
radiation hardened. Radiation hardened processors are
expensive with respect to commercial-off-the-shelf (COTS)
components. One method to implement COTS components in
airborne computers is described in the patent application
Honeywell Docket No. H0007127-1628 entitled "METHOD
AND SYSTEM FOR ENVIRONMENTALLY ADAPTIVE
FAULT TOLERANT COMPUTING" and filed on Nov. 21,
2005, which is hereby incorporated in full.
It is desirable to use COTS processing components in harsh
environments without loss of capability orloss of critical data
due to single event upsets (SEU) when the non-radiation
hardened processor is impacted by high energy radiation or
by a high energy particle.
SUMMARY
An electronic computing device including at least one pro-
cessing unit that implements a specific fault signal upon expe-
riencing an associated fault, a control unit that generates a
specific recovery signal upon receiving the fault signal from
the at least one processing unit, and at least one input memory
unit. The recovery signal initiates specific recovery processes
in the at least one processing unit. The input memory buffers
input data signals input to the at least one processing unit that
experienced the fault during the recovery period.
DRAWINGS
FIG. 1 is a block diagram of one embodiment of an elec-
tronic computing device in accordance with the present
invention.
FIG. 2 is a block diagram of one embodiment of an elec-
tronic computing device in accordance with the present
invention.
FIG. 3 is a flow diagram of one embodiment of a method to
enhance availability of cluster-based processing systems in
accordance with the present invention.
FIG. 4 is a flow diagram of one embodiment of a method to
initiate a recovery process at a faulty processing unit in accor-
dance with the present invention.
In accordance with common practice, the various
described features are not drawn to scale but are drawn to
emphasize features relevant to the present invention. Refer-
ence characters denote like elements throughout figures and
text.
DETAILED DESCRIPTION
In the following detailed description, reference is made to
the accompanying drawings that form a part hereof, and in
2
which is shown by way of illustration specific illustrative
embodiments in which the invention may be practiced. These
embodiments are described in sufficient detail to enable those
skilled in the art to practice the invention, and it is to be
5 understood that other embodiments may be utilized and that
logical, mechanical and electrical changes may be made with-
out departing from the scope of the present invention. The
following detailed description is, therefore, not to be taken in
a limiting sense.
10 FIG. 1 is a block diagram of one embodiment of an elec-
tronic computing device 10 in accordance with the present
invention. The electronic computing device 10 repairs dam-
age to the plurality of processing units represented generally
by the numeral 30 in the electronic computing device 10
15 without any loss of data that is being input or output to the
electronic computing device 10. The electronic computing
device 10 includes at least one processing unit 30, a control
unit 40, an input memory unit 20, and an output memory unit
50. In one implementation of this embodiment, the control
20 unit 40, the input memory unit 20, and the output memory unit
50 are fault tolerant. For example, if the electronic computing
device 10 is in an airborne vehicle that is subjected to radia-
tion, the control unit 40, the input memory unit 20, and the
output memory unit 50 are radiation hardened. The process-
25 ing units 30 comprise a cluster-based processing system 30,
which is not fault tolerant. This makes the electronic comput-
ing device 10 less expensive than an electronic computing
device, which includes fault tolerant processing units 30. In
one implementation of this embodiment, the processing units
so 30 are COTS components. Fault tolerant input memory units
20 and output memory units 40 are relatively inexpensive
with respect to fault tolerant processing unit 30.
The electronic computing device 10 includes at least one
processing unit 30 that implements a specific fault signal
35 upon experiencing an associated fault. The specific fault sig-
nal is also referred to herein as a fault signal. As shown in FIG.
1, the at least one processing unit 30 includes processing unit
31 and an exemplary faulty processing unit 32 that has been
damaged by the environment. When the faulty processing
40 unit 32 is damaged, the faulty processing unit 32 sends a
specific fault signal via communication link 120 to the control
unit 40. The control unit 40 generates a specific recovery
signal upon receiving the specific fault signal from the at least
one processing unit, such as faulty processing unit 32.
45 The control unit 40 outputs the specific recovery signal via
communication link 125 to the faulty processing unit 32. The
control unit 40 also outputs a nominal processing rate signal
via communication link 140 to the faulty processing unit 32 to
initiate the specific recovery process at a nominal processing
5o rate. In one implementation of this embodiment, the commu-
nication link 140 and the communication link 125 are the
same communication link.
The specific recovery signal received at the faulty process-
ing unit 32 initiates a specific recovery process in the faulty
55 processing unit 32. The type of specific recovery process is a
function of the specific recovery signal that is sent. In one
implementation of this embodiment, the recovery process is a
reboot of the faulty processing unit 32. In another implemen-
tation of this embodiment, the recovery process is a power
60 cycle of the faulty processing unit 31. Other recovery pro-
cesses are possible.
The input memory unit 20 buffers input data signals that
are input to the electronic computing device 10 via commu-
nication link 130 for the processing units 30 including the
65 faulty processing unit 32 from an external system or device,
such as the external device 60 shown in FIG. 1. After tempo-
rary storage implemented as needed, the input memory unit
US 7,765,430 B2
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20 outputs processing unit input data signals to each of the 	 level of radiation, such as gamma rays, high-energy particles
processing units 30 via communication links represented 	 and/or UV radiation. In another implementation of this
generally by the numeral 155. Each of the processing units 30 	 embodiment, the external device 60 is a control system that
output processing unit output data signals to the output 	 controls a plurality of electronic computing devices 10 from
memory unit 50 via communication links represented gener- 5 a location remote from the electronic computing devices 10.
ally by the numeral 160. 	 As shown in FIG. 1, the input memory unit is a single input
The input memory unit 20 buffers input data signals during 	 memory unit, and the output memory unit is a single output
the recovery period in which the faulty processing unit 32 is	 memory unit. FIG. 2 is a block diagram of one embodiment of
repairing itself in response to the received specific recovery 	 an electronic computing device 12 in accordance with the
signal. If the data to be buffered exceeds the input memory io present invention. The electronic computing device 12
unit's memory capability or is close to exceeding the input	 includes at least one processing unit 30, a control unit 40, a
memory unit's memory capability, the input memory unit 20	 plurality of input memory units represented generally by the
outputs a threshold signal via communication link 135 when 	 numeral 21, and a plurality of output memory units repre-
the buffered system input data signals exceed a selected	 sented generally by the numeral 51. The control unit 40, the
threshold. The control unit 40 receives the threshold signal 15 plurality of input memory units 20, and the plurality of output
and increases a nominal processing rate for the recovery	 memory units 50 are fault tolerant so the mean time between
process by a rate coefficient factor responsive to the received 	 faults for the control unit 40, the plurality of input memory
threshold signal. The increased processing rate is defined 	 units 20, and the plurality of output memory units 50 is much
herein as a recovery processing rate. The control unit 40	 greater than the mean time between faults for the processing
outputs a rate signal via communication link 140 to the faulty 20 units. The control unit 40 receives threshold signals via com-
processing unit 32 to increase the nominal processing rate to 	 munication links represented generally by the numeral 136
a recovery processing rate.	 from each of the plurality of input memory units 21 as
In one implementation of this embodiment, the rate coef- 	 required and sends flush signals via communication links 151
ficient factor is a selected rate coefficient factor that is stored 	 to each of the plurality of output memory units 51 as required.
in the control unit 40. In another implementation of this 25	 Each of the plurality of input memory units 21 outputs
embodiment, the amount of data (in bits) that exceeds the	 processing unit input data signals via communication link
selected threshold is an input memory size so that the selected 	 represented generally by the numeral 156 to each of the
threshold is the number of bits capable of being stored in the 	 processing units 30. Each of the processing units 30 output
input memory unit 20. In this case, the rate coefficient factor 	 processing unit output data signals via communication link
is greater than the input memory size divided by the product so represented generally by the numeral 161 to each of the
of the mean time between faults and the nominal processing 	 output memory units 51. Each of the plurality of input
rate. In one implementation of this embodiment, the control 	 memory units 21 receives system input data signals from the
unit 40 generates the mean time between faults based on the	 external device 60 via communication links generally repre-
recent fault statistics for the electronic computing device 10. 	 sented by numeral 131. Each of the plurality of output
In another implementation of this embodiment, that the 35 memory units 51 output system output data signals to the
selected threshold is a percentage less than 100% of the	 external device 60 via communication links generally repre-
memory capability of the input memory unit 20. In an exem- 	 sented by numeral 146. Communication links 136, 151, 156,
plary case, the selected threshold is 95% of the memory	 and 161 comprise conductive traces and/or or wires such as
capability of the input memory unit 20. In yet another imple- 	 copper wire. Communication links 131 and 146 comprise one
mentation of this embodiment, the selected threshold is zero 40 or more of a wireless communication link (for example, a
and the control unit initiates the recovery process at the recov- 	 radio-frequency (RF) communication link), a wired commu-
ery processing rate that is greater than the nominal processing 	 nication link (for example, an optical fiber or copper wire
rate by a rate coefficient factor at the start of the recovery 	 communication link), and/or conductive traces.
process.	 FIG. 3 is a flow diagram of one embodiment of a method
The output memory unit 50 buffers processing unit output 45 300 to enhance availability of cluster-based processing sys-
data signals and sends system output data signals via com- 	 tems in accordance with the present invention. Method 300 is
munication link 145 to the external system, such as the exem- 	 described with reference to the electronic computing device
plary external device 60 shown in FIG. 1. When the control 	 10 of FIG. 1 although the method is applicable to the elec-
unit 40 receives the fault signal, the control unit 40 outputs a	 tronic computing device 12 of FIG. 2 and other electronic
flush signal via communication link 150 to the output 50 computing devices.
memory unit 50. When the output memory unit 50 receives	 At block 302, a faulttolerant control unitreceives a specific
the flush signal from the control unit 40, the output memory	 fault signal from at least one faulty processing unit. In one
unit 50 deletes the processing unit output data signals that are	 implementation of this embodiment, the fault tolerant control
in the output memory unit. In this manner, faulty data is not 	 unit 40 of electronic computing device 10 receives a specific
output to the external device. Rather it is deleted (flushed) 55 fault signal via communication link 120 from faulty process-
from the output memory device making room for correct data	 ing unit 32. At block 304, the control unit initiates a recovery
to be recalculated.	 process at the faulty processing unit responsive to the
Communication links 120, 125, 135, 140, 150, 155 and 160	 received fault signal. In one implementation of this embodi-
comprise conductive traces and/or or wires such as copper 	 ment, the control unit 40 initiates the recovery process by
wire. Communication links 130 and 145 comprise one or 60 sending a specific recovery signal via communication link
more of a wireless communication link (for example, a radio-	 125 and a nominal processing rate signal via communication
frequency (RF) communication link), a wired communica- 	 link 140 to the faulty processing unit 32 responsive to the
tion link (for example, an optical fiber or copper wire com- 	 received fault signal. In another implementation of this
munication link), and/or conductive traces. 	 embodiment, the control unit 40 initiates therecovery process
In one implementation of this embodiment, the external 65 by sending a specific recovery signal via communication link
device 60 is a computer co-located with the electronic com- 	 125 and a recovery processing rate signal via communication
puting device 10 in an environment that experiences a high	 link 140 to the faulty processing unit responsive to the
US 7,765,430 B2
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received fault signal to initiate the recovery at a recovery 	 to a recovery processing rate by sending a recovery process-
processing rate that exceeds the nominal processing rate. 	 ing rate signal via communication link 140 to the faulty
At block 306, the control unit outputs a flush signal to an	 processing unit 32 responsive to receiving the threshold sig-
output memory unit responsive to receiving the fault signal. 	 nal from the input memory unit 20.
In one implementation of this embodiment, the control unit 5	 Although specific embodiments have been illustrated and
40 outputs a flush signal via communication link 150 to an	 described herein, it will be appreciated by those of ordinary
output memory unit 50 responsive to receiving the fault sig- 	 skill in the art that any arrangement, which is calculated to
nal. At block 308, the output memory unit deletes data in the 	 achieve the same purpose, may be substituted for the specific
output memory unit responsive to receiving the flush signal 	 embodiment shown. This application is intended to cover any
from the control unit. In one implementation of this embodi-  io adaptations or variations of the present invention. Therefore,
ment, the output memory unit 50 deletes data currently within 	 it is manifestly intended that this invention be limited only by
the output memory unit 50 responsive to receiving the flush 	 the claims and the equivalents thereof.
signal from the control unit 40.	 What is claimed is:
At block 310, the input memory unit receives system input 	 1. A system to enhance availability of processors in a
data signals at the at a system input data rate. In one imple- 15 cluster, the system comprising:
mentation of this embodiment, the input memory unit 20	 means for receiving a specific fault signal from at least one
receives system input data signals at the system input data rate 	 faulty processing unit at a fault tolerant control unit;
from the external device 60 via communication link 130. At	 means for initiating a recovery process at the faulty pro-
block 312, the input memory unit buffers the received system 	 cessing unit at a processing rate equal to a first process-
input data signals during the recovery process. In one imple- 20	 ing rate responsive to the received fault signal;
mentation of this embodiment, the input memory unit 20	 means for buffering received system input data signals in a
buffers the received system input data signals during the 	 fault tolerant input memory unit during the recovery
recovery process. 	 process;
At block 314, the input memory unit sends a threshold	 means for receiving a threshold signal from the input
signal to the control unit when the buffered system input data 25	 memory unit when the buffered system input data sig-
signals exceed a selected threshold. In one implementation of	 nals exceed a selected threshold; and
this embodiment, the input memory unit 20 sends a threshold	 means for increasing the processing rate of the recovery
signal to the control unit 40 when the buffered system input 	 process to a recovery processing rate, wherein the recov-
data signals exceed a selected threshold. 	 ery processing rate is greater than a product of the first
FIG. 4 is a flow diagram of one embodiment of a method so 	 processing rate and a rate coefficient factor.
400 to initiate a recovery process at a faulty processing unit in 	 2. The system of claim 1 further comprising:
accordance with the present invention. Method 400 is	 means for outputting a flush signal to an output memory
described with reference to the electronic computing device 	 unit responsive to receiving the fault signal.
10 of FIG. 1 although the method is applicable to the elec- 	 3. The system of claim 2 further comprising:
tronic computing device 12 of FIG. 2 and other electronic 35	 means for deleting data in the output memory unit respon-
computing devices.	 sive to receiving the flush signal from the control unit.
At block 402, the control unit sends a specific recovery	 4. An electronic computing device comprising:
signal to the faulty processing unit responsive to receiving the 	 at least one processing unit adapted to implement a specific
specific fault signal, to initiate the recovery process. In one 	 fault signal upon experiencing an associated fault;
implementation of this embodiment, the control unit 40 sends 40	 a control unit adapted to generate a specific recovery signal
a specific recovery signal to the faulty processing unit 32 via 	 upon receiving the fault signal from the at least one
communication link 125 responsive to receiving the fault 	 processing unit, the recovery signal initiating specific
signal from the faulty processing unit 32. 	 recovery processes in the at least one processing unit;
At block 404, the control unit sends a nominal processing	 and
rate signal to the faulty processing unit responsive to receiv-  45	 at least one input memory unit, the input memory adapted
ing the specific fault signal, to initiate the recovery process at 	 to buffer input data signals to the at least one processing
a processing rate equal to a nominal processing rate. In one 	 unit that experienced the fault during the recovery
implementation of this embodiment, the control unit 40 sends	 period, wherein the control unit outputs a first process-
a nominal processing rate signal to the faulty processing unit	 ing rate signal to the at least one processing unit that
32 via communication link 140 responsive to receiving the 50	 experienced the fault in order to initiate the specific
specific fault signal and the recovery process for the faulty	 recovery process at a first processing rate, and wherein
processing unit 32 is initiated at a processing rate equal to a 	 the input memory unit is further adapted to output a
nominal processing rate. 	 threshold signal when the buffered system input data
At block 406, the control unit receives a threshold signal 	 signals exceed a selected threshold, and the control unit
from the input memory unit when the buffered system input 55	 is further adapted to increase the first processing rate for
data signals exceed a selected threshold. In one implementa- 	 the recovery process by a rate coefficient factor respon-
tion of this embodiment, the control unit 40 receives a thresh-	 sive to the received threshold signal.
old signal from the input memory unit 20 when the buffered	 5. The device of claim 4, wherein the amount of data that
system input data signals being stored in the input memory 	 exceeds the selected threshold comprises an input memory
unit 20 exceed a selected threshold.	 60 size, and wherein the rate coefficient factor is greater than the
At block 408, the control unit increases the processing rate 	 input memory size divided by the product of the mean time
to a recovery processing rate by sending a recovery process- 	 between faults and the first processing rate.
ing rate signal to the faulty processing unit responsive to	 6. The device of claim 4, the device further comprising:
receiving the threshold signal. The recovery processing rate is	 at least one output memory unit adapted to buffer process-
greater than the product of the nominal processing rate and 65	 ing unit output data signals and to send system output
the rate coefficient factor. In one implementation of this	 data signals to an external device, wherein the control
embodiment, the control unit 40 increases the processing rate	 unit is further adapted to output a flush signal to the
US 7,765,430 B2
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output memory unit, and wherein the output memory
unit is further adapted to receive the flush signal from the
control unit and to delete the processing unit output data
signals from the output memory unit responsive to the
received flush signal.
7. The device of claim 6, wherein the at least one input
memory unit comprises a single input memory unit, and the at
least one output memory unit comprises a single output
memory unit.
8. The device of claim 6, wherein the at least one input
memory unit is a fault tolerant input memory unit, the control
unit is a fault tolerant control unit, and the output memory unit
is a fault tolerant output memory unit.
9. The device of claim 4, wherein the selected threshold is
zero, and the control unit is further adapted to initiate the
recovery process at a recovery processing rate that is greater
than the first processing rate.
10. The device of claim 4, wherein the control unit is
further adapted to initiate the recovery process at a recovery
processing rate that is greater than the first processing rate.
11. A method to enhance availability of cluster-based pro-
cessing systems, the method comprising:
receiving a specific fault signal from at least one faulty
processing unit at a fault tolerant control unit;
sending a specific recovery signal to the faulty processing
unit responsive to receiving the specific fault signal;
sending a first processing rate signal to the faulty process-
ing unit responsive to receiving the specific fault signal,
wherein a recovery process is initiated at a first process-
ing rate based on the sending of the specific recovery
signal and the sending the first processing rate signal;
buffering received system input data signals in a fault tol-
erant input memory unit during the recovery process;
receiving a threshold signal from the input memory unit
when the buffered system input data signals exceed a
selected threshold; and
increasing the processing rate from the first processing rate
to a recovery processing rate, wherein the recovery pro-
8
cessing rate is greater than the product of the first pro-
cessing rate and a rate coefficient factor.
12. The method of claim 11, wherein increasing the pro-
cessing rate comprises:
5 sending a recovery processing rate signal to the faulty
processing unit responsive to receiving the threshold
signal.
13. The method of claim 11, the method further compris-
ing:
10	 outputting a flush signal to an output memory unit respon-
sive to receiving the fault signal.
14. The method of claim 13, the method further compris-
ing:
deleting data in the output memory unit responsive to
15	 receiving the flush signal from the control unit.
15. The method of claim 11, the method further compris-
ing:
receiving system input data signals at the input memory
unit at a system input data rate; and
20 
sending the threshold signal to the control unit from the
input memory unit when the buffered system input data
signals exceed a selected threshold.
16. The method of claim 11, wherein the selected threshold
25 is zero, and wherein the sending the first processing rate
signal to the faulty processing unit comprises sending a
recovery processing rate signal to the faulty processing unit
responsive to the received fault signal.
17. The method of claim 16, the method further compris-
3o ing:
outputting a flush signal to an output memory unit respon-
sive to receiving the fault signal.
18. The method of claim 17, the method further compris-
ing:
35	 deleting data in the output memory unit responsive to
receiving the flush signal from the control unit.
